|
Data Communication Software and Middleware |
|
|
Overview
CES
offers
a
comprehensive
set
of
data
communication
software
and
Middleware,
which
allows
the user to easily and efficiently develop their application at all
levels. Our
high-level data communication software consist of BP-Net and HYDRA,
both of
which are ultra-high-speed inter-processor communication methods
overlaying the
physical layers and are therefore independent of the form-factor. CES FPGA BSPs are
developed
specifically for user-application development at the hardware level and
are
transverse compatible between all CES FPGA boards, independent of their
implementation.
Most CES processor
boards also incorporate a board management controller for board
monitoring and
management.
NOTE: Our products come in a
variety
of form-factors, environmental grades, power consumption requirements,
and flexible configurations, with a variety of extended software
packages. Below are some of our most common product versions. Please do
not hesitate to contact us
for more details about these products, other versions, or even custom
solutions.
BP-Net Backplane Network |
All CES computing elements, independent of their form-factor (VME, CompactPCI, PMC, custom), directly incorporate in their hardware building blocks, a unique ultra-high-speed inter-processor extension, which delivers a client-server type network protocol overlaying the physical layers (VME, CompactPCI, PCI, high-speed serial links), delivering network services at the full hardware speed. CES BP-Net is available under all of the CES supported operating systems, which allows to mix operating systems on the same platform (in the case of multiple processor platforms), while guaranteeing seamless high-speed data transfers. |
Please Login for Fact Sheet |
HYDRA High-Speed Links |
CES HYDRA is a combination of hardware and software IPs, allowing the extension of CES BP-Net to high-speed serial links, as provided in most modern FPGA families. It is based on hardware synchronous high-speed serial links, instead of buses. Its programming model is based on message passing and is implemented using channels, available at the thread level, to offer coherency in the design of a distributed application. HYDRA provides an efficient programming interface, which offers a straight-forward path to the hardware. Its payload bandwidth can reach the maximum physical capability of the high-speed links, while maintaining a very low latency. |
Please Login for Fact Sheet |
FBSP FPGA Board Support Package |
Systems built with CES boards may include several configurable hardware components using FPGAs located on processor boards, MFCCs and GPIOs. CES provides a complete environment to generate and deploy user-specific applications on these configurable components. This environment is called the CES FPGA Board Support Package (FBSP). It has been developed with the main goal of making possible the evaluation, simulation and integration of user applications in most CES FPGA-based platforms, in an intuitive, efficient and fast manner. The user application is implemented within a container entity in the FPGA superstructure, which is referred to as the CES User ISLE. |
Please Login for Fact Sheet |
BMC Board Management Controller |
The CES Board Management Controller (BMC) is a hardware, firmware and software package, providing constant system monitoring and logging. It also implements dynamic reload possibilities at the board, processor and FPGA level, providing exceptional mission back-up strategies for the entire system. The BMC is composed of three components: system monitoring, system control commands and system alarm management. |
Please Login for Fact Sheet |
|
|